

AN EQUIVALENT CIRCUIT INTERPRETATION OF ANTIDERIVATIVE ANTIALIASING

Kurt James Werner

iZotope, Inc., Cambridge, MA
kwerner@izotope.com

ABSTRACT

The recently proposed antiderivative antialiasing (ADAA) technique for stateful systems involves two key features: 1) replacing a nonlinearity in a physical model or virtual analog simulation with an antialiased nonlinear system involving antiderivatives of the nonlinearity and time delays and 2) introducing a digital filter in cascade with each original delay in the system. Both of these features introduce the same delay, which is compensated by adjusting the sampling period. The result is a simulation with reduced aliasing distortion. In this paper, we study ADAA using equivalent circuits, answering the question: “Which electrical circuit, discretized using the bilinear transform, yields the ADAA system?” This gives us a new way of looking at the stability of ADAA and how introducing extra filtering distorts a system’s response. We focus on the Wave Digital Filter (WDF) version of this technique.

1. INTRODUCTION

Aliasing mitigation is a central issue in virtual analog modeling. The simplest way to mitigate aliasing is to oversample [1]. Because this can be expensive, research often seeks to reduce oversampling requirements [2]. The earliest work on antialiasing in virtual analog considered antialiased oscillators [3], a research thread which continues today [4,5]. These techniques have also been applied to antialias memoryless nonlinear waveshapers [6]. Parker *et al.* recently proposed an antialiasing technique called antiderivative antialiasing (ADAA), which involves approximating the process of upsampling, distorting, and downsampling using antiderivatives of a nonlinear waveshaping functions [7], originally using 1st- and 2nd-order filter kernels. 1st-, 2nd-, and 3rd-order filter kernels are reformulated and discussed by Bilbao *et al.* in [8]. Esqueda *et al.* showed these techniques applied to case studies: the classic Lockhart and Serge wavefolder circuits [9]. Alternative kernels optimized for spectral flatness are discussed in [10].

For physical systems with memory/state, antialiasing techniques are quite complex [11]. [7] showed one example of how to apply ADAA to a stateful system. Paschou *et al.* showed [12] how to apply this technique to the classic Moog ladder filter [13–16]. Holters formalized this further to handle circuits written in the state-space formalism, using 1st-order ADAA [17, 18]. Carson extended this to 2nd-order ADAA and proposed a way to handle two-port nonlinearities [19]. Albertini *et al.* [20] applied ADAA to the Wave Digital Filter (WDF) [21–23] modeling formalism.

In applying ADAA to stateful systems, we introduce filters into feedback paths, so must consider stability. Holters [17, 18]

showed that the 1st-order ADAA filter in a state-space model preserves stability, since for a linear system the mapping can be expressed as an inwards contraction of the z -plane.

This raises the question: If we can analyze this part of ADAA as a deformation of the z -plane, could we also analyze it as a deformation of the original continuous-time circuit? This paper finds the equivalent circuits corresponding to capacitors and inductors treated with 1st- and 2nd-order ADAA filters.

WDF modeling involves replacing electronic circuit elements with discrete-time models [21]. Equivalent circuits appear throughout WDF theory, for instance in deriving scattering matrices of multiport adaptors [23], studies of higher-order linear multistep discretization methods [24], interpreting different discretization methods as the addition of electrical circuits [2], and Runge-Kutta methods [25,26]. This paper hence connects to a tradition of using equivalent electronic circuits to analyze digital systems.

In the rest of this paper, we review some preliminaries (§2), convert an ADAA’d capacitor (§3) and inductor (§4) to electronic circuits, discuss (§5), and conclude (§6). Two Appendices (§§A–B) present an alternate synthesis perspective, and illustrate how to apply Brune synthesis (to the 1st-order ADAA’d capacitor).

2. REVIEW

2.1. Wave Digital Filters

The Wave digital Filter (WDF) [21] approach to circuit modeling involves two key features. First, a transformation at every port of the circuit of the port voltage v and port current i to an “incident wave” a and “reflected wave”¹ according to

$$\begin{aligned} a &= v + Z_p i \\ b &= v - Z_p i \end{aligned} \iff \begin{aligned} v &= (a + b)/2 \\ i &= (a - b)/2Z_p \end{aligned}, \quad (1)$$

where $Z_p \neq 0$ is a free parameter called “port resistance.” Second, derivatives in reactance (inductor and capacitor) constitutive equations, represented by the Laplace transform variable s , are approximated in discrete-time using the bilinear transform (BLT) [27, 28]

$$s = \frac{2}{T} \frac{1 - z^{-1}}{1 + z^{-1}} \iff z = \frac{2 + Ts}{2 - Ts} \text{ or } z^{-1} = \frac{2 - Ts}{2 + Ts}, \quad (2)$$

where z^{-1} is the discrete delay operator of the Z -transform and $T = 1/f_s$ is the sampling period (reciprocal of the sampling rate f_s). A full review is given in the literature [21–23].

2.2. Antiderivative Antialiasing (ADAA)

Consider a memoryless nonlinear function that produces an output $y(t)$ from an input $x(t)$, of the form $y(t) = F_0(x(t))$. N th-order ADAA involves replacing F_0 with a function of its first N

¹We use classic “voltage waves,” though many other wave types exist.

antiderivatives, F_1 through F_N , that form a finite-difference approximation. For instance, 1st-order ADAA is

$$y[n] = (F_1(x[n]) - F_1(x[n-1])) / (x[n] - x[n-1]) \quad (3)$$

and 2nd-order ADAA is

$$y[n] = \frac{2}{x[n] - x[n-1]} \left(\frac{F_2(x[n]) - F_2(x[n-1])}{x[n] - x[n-1]} \dots \right. \quad (4)$$

$$\left. - \frac{F_2(x[n-1]) - F_2(x[n-2])}{x[n-1] - x[n-2]} \right).$$

Various strategies are given for how to handle the case of numerical ill-conditioning [7, 8, 19], e.g., $x[n] \approx x[n-1]$.

For small signal levels, or a linear circuit [19], 1st- and 2nd order ADAA are equivalent to the FIR filters

$$H_{AA,1}(z) = Y(z)/X(z) = (1 + z^{-1})/2 \quad (5)$$

$$H_{AA,2}(z) = Y(z)/X(z) = (1 + z^{-1} + z^{-2})/3. \quad (6)$$

When applying ADAA to stateful systems, the delays are also cascaded with one of these filters (5)–(6), to match the delay that the normally memoryless nonlinearity experiences [17–20]. In this paper, we study 1st- and 2nd-order ADAA, in the linear case only, investigating their effect on linear reactances in circuits.

2.3. Positive real immittances and Brune network synthesis

An immittance (impedance or admittance) $W(s)$ is called “positive real” (p.r.) if it has the following properties

$$\Re\{W(s)\} > 0 \quad \text{if} \quad \Re\{s\} > 0 \quad (7)$$

$$\Im\{W(s)\} = 0 \quad \text{if} \quad \Im\{s\} = 0. \quad (8)$$

A p.r. immittance written as a ratio of polynomials in s must have all real and positive coefficients, with possibly only a leading or trailing coefficient in the numerator or denominator equal to zero, with the order of the numerator and denominator differing by no more than one [29]. Crucially, a p.r. immittance is realizable as a one-port circuit network of passive linear elements: resistors, capacitors, inductors, transformers.

One way of finding this circuit is Brune’s method [29, 30]. It starts with the so-called “Foster preamble,” which involves successively removing series or shunt reactances (or pairs of reactances) from an immittance function, reducing the order of its numerator or denominator each time. Upon arriving at a circuit with no poles or zeros at $s = 0$ or $s = \infty$, you then remove the minimum resistance or conductance, then more complicated multi-element two-ports involving reactances and transformers; the process repeats until nothing is left. In this paper, we coincidentally never need to extract any multi-element two-ports.

3. ANTIALIASED CAPACITOR AS CIRCUIT

In this section, we’ll derive electrical circuits corresponding to 1st- and 2nd-order ADAA filters applied to a capacitor.

3.1. WDF Leaf Capacitor

First, we’ll consider a “adapted” WDF capacitor [21, 22].

The constitutive equation for a time-invariant capacitor is

$$V(s) = (1/Cs)I(s), \quad (9)$$

where V is the port voltage, I is the port current, C is the capacitance, and s is the Laplace differentiation variable. Put another way, the capacitor’s impedance $Z_C(s)$ is

$$Z_C(s) = V(s)/I(s) = 1/Cs. \quad (10)$$

An impedance $Z(s) = \frac{V(s)}{I(s)}$ is related to a wave-domain reflectance $R(s) = \frac{B(s)}{A(s)}$, where the wave variables are defined as in (1), by

$$R(s) = \frac{B(s)}{A(s)} = \frac{Z_C(s) - Z_P}{Z_C(s) + Z_P} \quad (11)$$

or conversely

$$Z(s) = \frac{V(s)}{I(s)} = \frac{1 + R(s)}{1 - R(s)} Z_P. \quad (12)$$

Using (11), we can find the continuous time reflectance as

$$R_C(s) = \frac{B(s)}{A(s)} = \frac{1 - CZ_P s}{1 + CZ_P s}. \quad (13)$$

The BLT (2) converts this to a discrete-time reflectance

$$R_C(z) = \frac{B(z)}{A(z)} = \frac{(T - 2CZ_P) + (T + 2CZ_P)z^{-1}}{(T + 2CZ_P) + (T - 2CZ_P)z^{-1}}. \quad (14)$$

To “adapt” this WDF capacitor—that is, to set the leading numerator term $T - 2CZ_P$ to zero—we set the free port resistance parameter to $Z_P = \frac{T}{2C}$, giving an adapted discrete-time reflectance

$$R_C(z) = z^{-1}. \quad (15)$$

3.2. 1st-order ADAA

1st-order ADAA puts an additional filter $H_{AA,1}(z)$, as defined in Eqn. (5), in cascade with this reflectance. This cascade yields

$$\tilde{R}_C(z) = R_C(z)H_{AA,1}(z) = (z^{-1} + z^{-2})/2. \quad (16)$$

Now we arrive at a central question of the paper: Which analog circuit, discretized with the BLT, would have yielded the discrete-time reflectance (16)? We can approach this question by running the steps that we took to get from the original capacitor circuit to the adapted WDF capacitor, in reverse.

First, we comment on the port resistance. Along with treating the nonlinearity and filtering the states with $H_{AA,1}(z)$, Albertini *et al.* [20] adopt the same approach of Holters [17, 18], replacing the sampling period T with $\tilde{T} = \frac{3}{2}T$ (or, the sampling rate $\tilde{f}_s = \frac{2}{3}f_s$), as part of synchronizing the states with the nonlinearities that have picked up some extra delay.

We can observe that the only place T really appears in WDFs is the port resistance of an adapted capacitor ($Z_P = \frac{T}{2C}$) or an adapted capacitor ($Z_P = \frac{2L}{T}$). In each case, it appears in the same expression as the capacitance C or inductance L , which also only occur in the port resistance equations. So, is there any particular reason that we should interpret the adjustment as a change to T (resp. \tilde{f}_s) instead of an adjustment to C or L ? For the moment, we will hedge our bets, and replace the port resistance $Z_P = T/2C$ with a modified port resistance $\tilde{Z}_P = \tilde{T}/2\tilde{C}$, where both the sampling period \tilde{T} and capacitance \tilde{C} have been modified in some way, without making any particular claim about which one (or both?) is modified, and *without* defining $\tilde{T} = \frac{3}{2}T$.




Figure 1: Synthesizing two possible circuits from the continuous-time capacitor impedance resulting from 1st-order ADAA.

Now, we can use the inverse BLT (2) on (16), again replacing T by \tilde{T} , to obtain a continuous-time reflectance

$$\tilde{R}_C(s) = \frac{\tilde{B}(s)}{A(s)} = \frac{4 - 2\tilde{T}s}{4 + 4\tilde{T}s + \tilde{T}^2 s^2}. \quad (17)$$

Now, we can use (12) to find the continuous-time impedance

$$\tilde{Z}_C(s) = \frac{8 + 2\tilde{T}s + \tilde{T}^2 s^2}{6\tilde{T}s + \tilde{T}^2 s^2} \left(\frac{\tilde{T}}{2\tilde{C}} \right). \quad (18)$$

Even before finding a circuit that goes along with this impedance, we can see that it represents a passive impedance, because it is p.r.

Unlike in the forwards direction, where we associated a capacitor of value C with an impedance $Z_C = \frac{1}{Cs}$ by inspection (since the relationship is true by definition!), here we are faced with a much more complicated *network synthesis* problem to solve: Which electrical circuit has the impedance $\tilde{Z}_C(s)$ shown in (18)?

We can answer this question with the classical Brune synthesis [29, 30] reviewed in §2.3. Fig. 1 shows two possible outcomes of Brune synthesis on (18). A detailed walkthrough of this procedure is given in Appendix A. The two possible networks that result each comprise two resistors, a capacitor, and an inductor.

An alternative approach is given in Appendix B. This derivation relies on an intuitive recognition of known WDF elements, but yields a network that involves an uncommon circuit element—a circulator—so it will likely be less useful than the derivation yielding a circuit comprising only one-port RLC elements.




Figure 2: Synthesizing circuit from capacitor impedance resulting from 2nd-order ADAA.

3.3. 2nd-order ADAA

2nd-order ADAA instead puts the filter $H_{AA,2}(z)$, as defined in Eqn. (6), in cascade with the reflectance (15), yielding

$$\tilde{R}_C(z) = R_C(z)H_{AA,2}(z) = (z^{-1} + z^{-2} + z^{-3})/3. \quad (19)$$

Just as in the 1st-order case, we obtain a continuous-time reflectance

$$\tilde{R}_C(s) = \frac{\tilde{B}(s)}{A(s)} = \frac{24 - 12\tilde{T}s + 2\tilde{T}^2 s^2 - \tilde{T}^3 s^3}{24 + 36\tilde{T}s + 18\tilde{T}^2 s^2 + 3\tilde{T}^3 s^3}. \quad (20)$$

Using (12), we find the continuous-time impedance

$$\tilde{Z}_C(s) = \frac{24 + 12\tilde{T}s + 10\tilde{T}^2 s^2 + \tilde{T}^3 s^3}{(24 + 8\tilde{T}s + 2\tilde{T}^2 s^2)\tilde{T}s} \left(\frac{\tilde{T}}{2\tilde{C}} \right). \quad (21)$$

Brune synthesis yields the circuit shown at the bottom of Fig. 2.

4. ANTIALIASED INDUCTOR AS CIRCUIT

The derivation for the WDF inductor with 1st or 2nd-order ADAA proceeds similarly to the capacitor.

4.1. WDF Leaf Inductor

The constitutive equation for a time-invariant inductor is

$$V(s) = Ls I(s), \quad (22)$$

where L is the inductance. Its impedance is

$$Z_L(s) = V(s)/I(s) = Ls. \quad (23)$$

Using the BLT (2), (11), and setting port resistance $Z_P = \frac{2L}{T}$ to adapt the inductor gives us a discrete-time reflectance

$$R_L(z) = -z^{-1}. \quad (24)$$

4.2. 1st-order

For the inductor, 1st-order ADAA (defining $Z_P = \frac{2L}{T}$) yields the reflectance

$$\tilde{R}_L(z) = R_L(z)H_{AA,1}(z) = -(z^{-1} + z^{-2})/2. \quad (25)$$

The inverse BLT (2) yields the continuous-time reflectance

$$\tilde{R}_L(s) = \frac{\tilde{B}(s)}{A(s)} = \frac{-4 + 2\tilde{T}s}{4 + 4\tilde{T}s + \tilde{T}^2 s^2}. \quad (26)$$

Now, we can use (12) to find the continuous-time impedance

$$\tilde{Z}_L(s) = \frac{(6s + \tilde{T}s^2)\tilde{T}}{8 + 2\tilde{T}s + s^2\tilde{T}^2} \left(\frac{2\tilde{L}}{\tilde{T}} \right). \quad (27)$$

Brune synthesis yields the two circuits shown in Fig. 3.

4.3. 2st-order ADAA

For the inductor, 2nd-order ADAA yields the reflectance

$$\tilde{R}_L(z) = R_L(z)H_{AA,2}(z) = -(z^{-1} + z^{-2} + z^{-3})/3. \quad (28)$$

The inverse BLT (2) yields the continuous-time reflectance

$$\tilde{R}_L(s) = \frac{\tilde{B}(s)}{A(s)} = \frac{-24 + 12\tilde{T}s - 2\tilde{T}^2 s^2 + \tilde{T}^3 s^3}{24 + 36\tilde{T}s + 18\tilde{T}^2 s^2 + 3\tilde{T}^3 s^3}. \quad (29)$$

Now, we can use (12) to find the continuous-time impedance

$$\tilde{Z}_L(s) = \frac{(24 + 8\tilde{T}s + 2\tilde{T}^2 s^2)\tilde{T}s}{24 + 12\tilde{T}s + 10\tilde{T}^2 s^2 + \tilde{T}^3 s^3} \left(\frac{2\tilde{L}}{\tilde{T}} \right). \quad (30)$$

Brune synthesis yields the dual of the circuit shown in Fig. 2.

5. DISCUSSION

5.1. Duals

The ADAA'd capacitor and inductors are duals, just like standard capacitors and inductors. That is, all of the following pairs trade places: currents and voltages, capacitances and inductances, series and parallel connections, and impedances and admittances.




Figure 3: Synthesizing two possible circuits from the continuous-time inductor impedance resulting from 1st-order ADAA.

5.2. Stability

In all of the presented circuits, since $\tilde{T} > 0$, positive capacitances $C > 0$ (resp. inductances $L > 0$) treated with 1st- and 2nd-order ADAA yield networks with positive electrical elements, meaning that these networks are passive, and hence stable. We can also confirm that the networks are passive because their impedances are all p.r. This confirms Holters' reasoning [17, 18] (on the z -plane), extending it also to 2nd-order ADAA.

5.3. Asymptotic circuits

Do these circuits, like many digital models, converge to anything in particular as the $f_s \rightarrow \infty$ ($T \rightarrow 0$)? In all of the presented circuits, the first extracted reactance does not depend at all on \tilde{T} . In the 1st-order ADAA'd cases, it is easy to see which resistors turn into shorts and which into open circuits as T shrinks, which shows that the capacitor converges to a capacitor $\frac{3}{2}\tilde{C}$ and the inductor to an inductance $\frac{3}{2}\tilde{L}$. Considering also that inductors look like shorts near DC, and capacitors like open circuits, we can see that for 2nd-order ADAA, the capacitor converges to a capacitor $2\tilde{C}$ and the inductor to an inductance $2\tilde{L}$ as T shrinks.




Figure 4: Impedance of a standard capacitor, a capacitor treated with 1st-order ADAA, and a capacitor treated with 2nd-order ADAA. Capacitor value is $C = 1 \mu\text{F}$, sampling rate is $f_s = 44100 \text{ Hz}$. Magnitude is shown in the top two panes, and phase is shown in the bottom two panes. The left two panes show continuous-time responses, and the right two panes compared discrete-time responses of the ADAA-treated filters to the ideal continuous-time response.

5.4. What changes, T or C (resp. L)?

Now, we revisit \tilde{C} (resp. \tilde{L}) and \tilde{T} . These should be set so that the “asymptotic” circuit as $T \rightarrow 0$ matches the original capacitor C (inductor L), i.e., that the low-frequency impedance is correct. To illustrate this, Fig. 4 shows the magnitude and phase of the 1st-order ADAA’d capacitor (red, labelled “1st”) and 2nd-order ADAA’d capacitor (blue, labelled “2nd”). Notice that setting $\tilde{C} = C$ (dashed red line) has a significant magnitude mismatch against the ideal capacitor ($Z = 1/Cs$) at low frequencies, which is corrected by setting $\tilde{C} = \frac{2}{3}C$ (solid red line) resp. $\tilde{C} = \frac{1}{2}C$ (solid blue line). This choice does not affect the impedance phases.

Hence, we argue that for 1st-order ADAA we should set capacitances to $\tilde{C} = \frac{2}{3}C$ (inductances to $\tilde{L} = \frac{2}{3}L$), for 2nd-order ADAA should set capacitances to $\tilde{C} = \frac{1}{2}C$ (inductances to $\tilde{L} = \frac{1}{2}L$), and that in all cases, we should have $\tilde{T} = T$.

Previous work that applied ADAA to stateful systems [17, 18, 20] instead argued that the sampling period T is adjusted by the introduction of ADAA, reasoning from the perspective of matching delays. We offer the discussion in this paper as an alternate explanation that is more tightly coupled to reasoning about an analog circuit prototype, that holds in the limit as $T \rightarrow 0$ (where arguments about adjusting T would not hold), and that has the additional benefit of allowing us to still think in terms of the standard BLT, without considering any frequency warping in particular.

5.5. 1st-order vs. 2nd-order

It is known from the ADAA literature that 2nd-order ADAA suppresses aliasing more than 1st order [17, 18, 20]. Can we say anything about the linear behavior? Looking again at Fig. 4, it is worth mentioning that the 2nd order ADAA’d reactance diverges from

the ideal at a lower frequency, and has more inflections in the magnitude and phase responses (possibly leading to more undesirable resonances). This means that 2nd-order ADAA probably requires more oversampling than 1st-order ADAA, and that any artifacts may be qualitatively different between the two flavors.

6. CONCLUSION

In this paper, we derived electronic circuits representing 1st- and 2nd-order antiderivative antialiasing, operating in the linear regime, applied to reactances. This gives a new analytical tool for studying ADAA filters, confirms the stability proof of [17, 18] from a new angle while extending it to 2nd-order, and gives a new perspective on warping circuit values rather than the sampling period. Future work could investigate higher-order ADAA [8, 10] or apply these concepts to state-space modeling.

7. ACKNOWLEDGMENTS

Thanks to Russell McClellan, François Germain, and the anonymous reviewers.

8. REFERENCES

- [1] J. Kahles, F. Esqueda, and V. Välimäki, “Oversampling for nonlinear waveshaping: Choosing the right filters,” *J. Audio Eng. Soc.*, vol. 67, no. 6, pp. 440–449, June 2019.
- [2] F. G. Germain, *Non-oversampled physical modeling for virtual analog simulations*, Ph.D. diss., CCRMA, Stanford Univ., 2019.

- [3] T. Stilson and J. Smith, "Alias-free digital synthesis of classic analog waveforms," in *Proc. Int. Comput. Music Conf.*, Hong Kong, Sept. 1996, pp. 332–335.
- [4] C. Hohnerlein, M. Rest, and J. D. Parker, "Efficient anti-aliasing of a complex polygonal oscillator," in *Proc. Int. Conf. Digital Audio Effects*, Edinburgh, U.K., Sept. 2017, pp. 125–129.
- [5] M. J. Oslen, K. J. Werner, and F. G. Germain, "Network variable preserving step-size control in wave digital filters," in *Proc. Int. Conf. Digital Audio Effects*, Edinburgh, U.K., Sept. 2017, pp. 200–207.
- [6] F. Esqueda, S. Bilbao, and V. Välimäki, "Aliasing reduction in clipped signals," *IEEE Trans. Signal Process.*, vol. 64, no. 20, pp. 5255–5267, Oct. 2016.
- [7] J. D. Parker, V. Zavalishin, and E. Le Bivic, "Reducing the aliasing of nonlinear waveshaping using continuous-time convolution," in *Proc. 19th Int. Conf. Digital Audio Effects*, Brno, Czech Republic, Sept. 2016, pp. 137–144.
- [8] S. Bilbao, F. Esqueda, J. D. Parker, and V. Välimäki, "Antiderivative anti-aliasing for memoryless nonlinearities," *IEEE Signal. Process. Lett.*, vol. 24, no. 7, pp. 1049–1053, July 2017.
- [9] F. Esqueda, H. Pöntynen, J. D. Parker, and S. Bilbao, "Virtual analog models of the Lockhart and Serge wavefolders," *Appl. Sci.*, vol. 7, no. 12, Dec. 2017, article #1328.
- [10] S. Bilbao, F. Esqueda, and V. Välimäki, "Antiderivative anti-aliasing, Lagrange interpolation, and spectral flatness," in *Proc. IEEE Work. Appl. Signal Process. Audio Acoust.*, New Paltz, NY, Oct. 2017, pp. 141–145.
- [11] R. Muller and T. Hélie, "Trajectory anti-aliasing on guaranteed-passive simulation of nonlinear physical systems," in *Proc. Int. Conf. Digital Audio Effects*, Edinburgh, U.K., Sept. 2017, pp. 87–94.
- [12] E. Paschou, F. Esqueda, V. Välimäki, and J. Mourjopoulos, "Modeling and measuring a Moog voltage-controlled filter," in *Proc. Asia-Pacific Signal Information Process. Assoc. Annual Summit Conf.*, Kuala Lumpur, Malaysia, Sept. 2017, pp. 1641–1647.
- [13] R. A. Moog, "A voltage-controlled low-pass high-pass filter for audio signal processing," in *Proc. 17th Annual Meet. Audio Eng. Soc.*, New York, NY, Oct. 1965, preprint #413.
- [14] T. Stilson and J. Smith, "Analyzing the Moog VCF with considerations for digital implementation," in *Proc. Int. Comput. Music Conf.*, Hong Kong, Aug. 1996, pp. 398–401.
- [15] S. D'Angelo and V. Välimäki, "Generalized Moog ladder filter: Part I—Linear analysis and parameterization," *IEEE/ACM Trans. Audio, Speech, Language Process.*, vol. 22, no. 12, pp. 1825–1832, Dec. 2014.
- [16] K. J. Werner and R. McClellan, "Moog ladder filter generalizations based on state variable filters," in *Proc. 23rd Int. Conf. Digital Audio Effects*, Vienna, Austria, Sept. 2020, pp. 70–77.
- [17] M. Holters, "Antiderivative anti-aliasing for stateful systems," in *Proc. 22nd Int. Conf. Digital Audio Effects*, Birmingham, UK, Sept. 2019, pp. 232–237.
- [18] M. Holters, "Antiderivative anti-aliasing for stateful systems," *Appl. Sci.*, vol. 10, no. 1, Feb. 2020, article #20.
- [19] A. Carson, "Aliasing reduction in virtual analogue modelling," M.S. thesis, Univ. Edinburgh, 2020.
- [20] D. Albertini, A. Bernardini, and A. Sarti, "Antiderivative anti-aliasing in nonlinear wave digital filters," in *Proc. 23rd Int. Conf. Digital Audio Effects*, Vienna, Austria, Sept. 2020, pp. 62–69.
- [21] A. Fettweis, "Wave digital filters: Theory and practice," *Proc. IEEE*, vol. 74, no. 2, pp. 270–328, Feb. 1986.
- [22] K. J. Werner, *Virtual analog modeling of audio circuitry using wave digital filters*, Ph.D. diss., CCRMA, Stanford Univ., 2016.
- [23] K. J. Werner, A. Bernardini, J. O. Smith III, and A. Sarti, "Modeling circuits with arbitrary topologies and active linear multiports using wave digital filters," *IEEE Trans. Circuits Syst.—I: Reg. Papers*, vol. 65, no. 12, pp. 4233–4246, Dec. 2017.
- [24] A. Bernardini, P. Maffezzoni, and A. Sarti, "Linear multi-step discretization methods with variable step-size in nonlinear wave digital structures for virtual analog modeling," *IEEE/ACM Trans. Audio, Speech, Language Process.*, vol. 27, no. 11, pp. 1763–1776, Nov. 2019.
- [25] D. Fränken and K. Ochs, "Numerical stability properties of passive Runge-Kutta methods," in *Proc. IEEE Int. Symp. Circuits Syst.*, Sydney, Australia, May 2001, pp. 473–476.
- [26] D. Fränken and K. Ochs, "Synthesis and design of passive Runge-Kutta methods," *Int. J. Electron. Commun.*, vol. 55, no. 6, pp. 417–425, 2001.
- [27] F. G. Germain and K. J. Werner, "Design principles for lumped model discretization using Möbius transforms," in *Proc. 18th Int. Conf. Digital Audio Effects*, Trondheim, Norway, Nov.–Dec. 2015, pp. 371–378.
- [28] Ó. Bogason and K. J. Werner, "Modeling time-varying reactances using wave digital filters," in *Proc. 21st Int. Conf. Digital Audio Effects*, Aveiro, Portugal, Sept. 2018, pp. 272–279.
- [29] F. Mukhtar, Y. Kuznetsov, and P. Russer, "Network modelling with Brune's synthesis," *Adv. Radio Sci.*, vol. 9, pp. 91–94, Feb. 2011.
- [30] O. Brune, *Synthesis of a finite two-terminal network whose driving-point impedance is a prescribed function of frequency*, Ph.D. diss., Massachusetts Inst. Tech., 1931.

A. APPENDIX: BRUNE SYNTHESIS

In this paper, we've synthesized various RLC circuits from continuous-time impedances using Brune's method [29,30]. To illustrate the process, we'll work one of these synthesis procedures in detail.

Recall the WDF capacitor with added ADAA filter derived in §3.2. Here, we'll illustrate the circuit synthesis procedure shown in Fig. 1. We start with an impedance

$$\tilde{Z}_C(s) = \frac{8 + 2\tilde{T}s + \tilde{T}^2s^2}{6\tilde{T}s + \tilde{T}^2s^2} \frac{\tilde{T}}{2\tilde{C}}. \quad (31)$$

$\tilde{Z}_C(s)$ has a pole at $s = 0$, telling us we can extract a series capacitor, which we'll call C_* , leaving behind a reduced impedance




Figure 5: Alternate ways of synthesizing a circuit from the wave-domain ADAA capacitor or inductor.




Figure 6: Synthesizing a circuit from the wave-domain ADAA filter for a capacitor and inductor (on their own, without the capacitor or inductor themselves).

$\tilde{Z}_{C,1}(s)$. The relationship between these impedances is

$$\tilde{Z}_{C,1}(s) = \tilde{Z}_C(s) - \frac{1}{C_*s} \quad (32)$$

$$= \frac{8C_* + 2C_*\tilde{T}s + C_*\tilde{T}^2s^2 - 12\tilde{C} - 2\tilde{C}\tilde{T}s}{12\tilde{C}C_*s + 2\tilde{C}C_*\tilde{T}s^2}. \quad (33)$$

The numerator order of $\tilde{Z}_{C,1}(s)$ can be reduced by solving

$$8C_* - 12\tilde{C} = 0, \quad (34)$$

which is accomplished by $C_* = \frac{3}{2}\tilde{C}$. Extracting the series capacitor C_* leaves behind the impedance

$$\tilde{Z}_{C,1}(s) = \frac{2 + 3\tilde{T}s}{18 + 3\tilde{T}s} \frac{\tilde{T}}{2\tilde{C}}. \quad (35)$$

$\tilde{Z}_{C,1}(s)$ now has no zeros or poles at $s = 0$ or $s = \infty$, meaning it's time to extract either a series or parallel resistor. We'll handle the two cases separately, in the following two subsections.

A.1. Extracting shunt resistor

The shunt resistor option is shown on the left side of Fig. 1. Extracting a shunt resistor R_* leaves behind an impedance $\tilde{Z}_{C,2}(s)$. The relationship between these impedances is

$$\tilde{Z}_{C,2}(s) = \frac{R_*\tilde{Z}_{C,1}(s)}{R_* - \tilde{Z}_{C,1}(s)} \quad (36)$$

$$= \frac{2R_*\tilde{T} + 3R_*\tilde{T}^2s}{36\tilde{C}R_* + 6\tilde{C}R_*\tilde{T}s - 2\tilde{T} - 3\tilde{T}^2s}. \quad (37)$$

The denominator order of $\tilde{Z}_{C,2}(s)$ can be reduced by solving

$$6\tilde{C}R_*\tilde{T}s - 3\tilde{T}^2s = 0, \quad (38)$$

which is accomplished by $R_* = \frac{\tilde{T}}{2\tilde{C}}$. Extracting the shunt resistor R_* leaves behind the impedance

$$\tilde{Z}_{C,2}(s) = \frac{2 + 3\tilde{T}s}{16} \frac{\tilde{T}}{2\tilde{C}}. \quad (39)$$

$\tilde{Z}_{C,2}(s)$ has a pole at $s = \infty$, telling us we can extract a series inductor, which we'll call L_* , leaving behind a reduced impedance $\tilde{Z}_{C,3}(s)$. The relationship between these impedances is

$$\tilde{Z}_{C,3}(s) = \tilde{Z}_{C,2}(s) - L_*s \quad (40)$$

$$= \frac{2\tilde{T} + 3\tilde{T}^2s - 32\tilde{C}L_*s}{32\tilde{C}}. \quad (41)$$

The numerator order of $\tilde{Z}_{C,3}(s)$ can be reduced by solving

$$3\tilde{T}^2s - 32\tilde{C}L_*s = 0, \quad (42)$$

which is accomplished by $L_* = \frac{3\tilde{T}^2}{32\tilde{C}}$. Extracting the series inductor L_* leaves behind the impedance

$$\tilde{Z}_{C,3}(s) = \frac{1}{8} \frac{\tilde{T}}{2\tilde{C}}. \quad (43)$$

$\tilde{Z}_{C,3}(s)$ has no dependence on s , so it is a termination resistor of value $\frac{\tilde{T}}{16\tilde{C}}$. This concludes the synthesis procedure.

A.2. Extracting series resistor

The series resistor option is shown on the right side of Fig. 1. As an alternative to extracting the shunt resistor, we can extract a series resistor R_* , leaving behind an impedance $\tilde{Z}_{C,2}(s)$. The relationship between these impedances is

$$\tilde{Z}_{C,2}(s) = \tilde{Z}_{C,1}(s) - R_* \quad (44)$$

$$= \frac{2\tilde{T} + 3\tilde{T}^2 s - 36\tilde{C}\tilde{R}_* - 6\tilde{C}\tilde{R}_*\tilde{T}s}{36\tilde{C} + 6\tilde{C}\tilde{T}s}. \quad (45)$$

The numerator order of $\tilde{Z}_{C,2}(s)$ can be reduced by solving

$$2\tilde{T} - 36\tilde{C}\tilde{R}_* = 0, \quad (46)$$

which is accomplished by $R_* = \frac{\tilde{T}}{18\tilde{C}}$. Extracting the series resistor R_* leaves behind the impedance

$$\tilde{Z}_{C,2}(s) = \frac{8\tilde{T}s}{54 + 9\tilde{T}s} \frac{\tilde{T}}{2\tilde{C}} \quad (47)$$

$\tilde{Z}_{C,2}(s)$ has a zero at $s = 0$, telling us we can extract a shunt inductor, which we'll call L_* , leaving behind a reduced impedance $\tilde{Z}_{C,3}(s)$. The relationship between these impedances is

$$\tilde{Z}_{C,3}(s) = \frac{L_* \tilde{Z}_{C,2}(s)s}{L_* s - \tilde{Z}_{C,2}(s)} \quad (48)$$

$$= \frac{8L_* \tilde{T}^2 s^2}{108\tilde{C}L_* s + 18\tilde{C}L_* \tilde{T}s^2 - 8\tilde{C}\tilde{T}^2 s}. \quad (49)$$

The denominator order of $\tilde{Z}_{C,3}(s)$ can be reduced by solving

$$108\tilde{C}L_* s - 8\tilde{C}\tilde{T}^2 s = 0, \quad (50)$$

which is accomplished by $L_* = \frac{2\tilde{T}^2}{27\tilde{C}}$. Extracting the series inductance L_* leaves behind the impedance

$$\tilde{Z}_{C,3}(s) = \frac{8}{9} \frac{\tilde{T}}{2\tilde{C}}. \quad (51)$$

$\tilde{Z}_{C,3}(s)$ has no dependence on s , so it is a termination resistor of value $\frac{4\tilde{T}}{9\tilde{C}}$. This concludes the synthesis procedure.

B. APPENDIX: ALTERNATIVE WDF DERIVATION

In §§3–4, we used the wave variable transformation and inverse BLT to find a continuous-time impedance function corresponding to the ADAA'd WDF capacitor, then finding a corresponding RLC circuit using Brune synthesis. This Appendix presents an alternative perspective, based on recognizing common one- and three-port WDF building blocks, and still a little bit of Brune synthesis. Here we only consider 1st-order ADAA for brevity.

B.1. Alternative capacitor derivation

Taking the \pm as a $+$ and the port resistance as $\frac{\tilde{T}}{2\tilde{C}}$, Fig. 5a shows the signal flow graph of a WDF capacitor with an applied 1st-order ADAA filter. We know already this is formed by cascading an adapted WDF capacitor (a unit delay z^{-1} with port resistance $\frac{\tilde{T}}{2\tilde{C}}$) with the ADAA filter from Eqn. (5).

Recognizing that Fig. 5a has the structure of two cascaded filters of wave variables, we can pull out the cascading operation itself as a three-port element, as shown in Fig. 5b (again, taking the \pm as a $+$ and the port resistance as $\frac{\tilde{T}}{2\tilde{C}}$). Then, we can ask ourselves: “What does cascading look like in the wave domain?” In fact, there is a standard three-port electrical element that does this: a *circulator* with identical port resistance at all three ports. The port resistance at the external port is already set to $\frac{\tilde{T}}{2\tilde{C}}$, which constrains its other two ports to have the same port resistance. This immediately gives us an interpretation of the unit delay as a capacitor of value \tilde{C} , discretized with the BLT.

Now, how can we interpret the ADAA filter, with port resistance $\frac{\tilde{T}}{2\tilde{C}}$? We again use the Brune synthesis procedure, as illustrated in Fig. 6a. Using the inverse BLT (2) on (5) yields a continuous-time reflectance

$$H_{AA}(s) = \frac{2}{2 + \tilde{T}s}. \quad (52)$$

Recalling that the port resistance $Z_{AA} = \frac{\tilde{T}}{2\tilde{C}}$, we can use (12) to find the continuous-time impedance

$$Z_{AA,C}(s) = \frac{4 + \tilde{T}s}{\tilde{T}s} \left(\frac{\tilde{T}}{2\tilde{C}} \right). \quad (53)$$

We now apply Brune synthesis, yielding the series combination of capacitor $\frac{1}{2}\tilde{C}$ and resistor $\frac{\tilde{T}}{2\tilde{C}}$ shown in Fig. 6a.

So, finally, we have found that the WDF capacitor plus ADAA filter can be viewed as a circulator terminated on a capacitor \tilde{C} on one port, and the series combination of a capacitor $\frac{1}{2}\tilde{C}$ and a resistor $\frac{\tilde{T}}{2\tilde{C}}$ on the other port.² A disadvantage of this derivation, compared to the one presented in §3.2, is that it involves the slightly unusual electrical element of the circulator, which perhaps only microwave engineers are comfortable reasoning with. But, it has the advantage that it makes a clear distinction between the original capacitor (\tilde{C}) and the circuit elements that are added by the ADAA filter (the circulator, capacitor $\frac{1}{2}\tilde{C}$, and resistor $\frac{\tilde{T}}{2\tilde{C}}$), whereas in our earlier derivation, they are inextricably mixed together. Thinking back to our earlier discussion on how \tilde{T} and \tilde{C} should be set, this adds another layer of richness—because the capacitor and resistor that are part of the ADAA filter depend on the original capacitor \tilde{C} , it would appear that there is no adjusting the ADAA filter without adjusting the original capacitor itself.

B.2. Alternative inductor derivation

The inductor derivations shown in Fig. 5a–5c (taking the \pm as a $-$ and the port resistance as $\frac{2\tilde{T}}{\tilde{T}}$) and Fig. 6b, proceeds exactly as for the capacitor. The derivation of the circuit for the ADAA filter itself starts identically, since it is the same filter as for the capacitor. Beyond the continuous-time reflectance, the different port resistance comes into play, and the Brune synthesis yields a different circuit, as illustrated in Fig. 6b. In fact, it is identical except that all the impedances are just scaled by $\frac{2\tilde{T}}{\tilde{T}} / \frac{\tilde{T}}{2\tilde{C}} = \frac{4\tilde{C}\tilde{L}}{\tilde{T}^2}$. However, despite this scaling, the filter still comprises a resistor and a capacitor—it is not the dual of the ADAA filter as applied to the capacitor. Still, when all four elements are combined (the two capacitors, resistor, and circulator), the resulting impedance is indeed the dual of the ADAA'd capacitor.

²From here we can derive the same continuous-time impedance (18).